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Abstract
In the context of maintenance testing and diagnosis of
faulty boards, a functional FSM (Finite State Machine)-
based model for mixed-signal boards has been introduced
[1]. It has been extended for dealing with time sequences
aspects. In this paper, the new modeling technique is pre-
sented.
1. Introduction
Numerous test methods and techniques have been de-
veloped for circuit test [2, 3], associated to the different
stages of product life-cycle, mainly at design and produc-
tion levels. Surprisingly, not much interest has been thrown
into testing during the maintenance stage. However, main-
tenance testing has its own specificity. Thus, our work is
related to maintenance testing and focus more particularly
on mixed-signal boards.
The maintenance stage is one of the step constituting
the life-cycle of a board. This stage begins after the de-
velopment/production cycle. Because of this location in
the life-cycle, this stage is complex. First, the knowledge
about the board is most often reduced for maintenance peo-
ple: no designer direct knowledge, partial documentation,
level of confidentiality (military, commercial aspects). Sec-
ond, unitary in situ tests are not sufficient because of aged
components and their interactions at tolerance limits. More-
over, large complexity of boards and safety aspects in em-
bedded systems (avionics, automotive,...) have to be man-
aged. All of this implies functional testing in order to check
the board behavior, and to determine and replace faulty
components in case of defective functionality. Since they
only make use of the external behavior of the components,
functional-based models may address a wide spectrum of
situations concerning board maintenance testing: they may
be adapted to the amount of information available (compo-
nent specification levels), to the nature of the components
(digital, mixed-signal, or analog) and to the goal of the test
(go-nogo, fine-grain diagnosis oriented testing). Functional
testing of component is not used during design or produc-
tion stages because test software development is costly. It
is mainly achieved at the system level in order to test the
interactions between components and to check if the global
system meets its specification requirements. Thus, there is
no predefined functional tests available at the board level.
Moreover, because of lack of material, diagnosis and
repair is often realized in an empirical way. Clearly,
specialized tools are needed to guide or automate at least
a part of the work involved in the maintenance stage. Our
goal is to provide a help to board maintenance testing
and diagnosis. We propose a method supported by a
semi-automatic tool allowing the functional specification
of the board, the definition of testing strategies and the
automatic test data set generation. Because automation
implies using formalism, the formalism has to be chosen
to match background practitioners in order to be really
useful. Talking with our industrial partner, we chose the
FSM formalism which is well known by testing engineers.
We first present the FSM-based functional model for
mixed-signal boards. New time modeling features are de-
scribed next. Then, the model-based ATPG (Automatic Test
Pattern Generation) is presented and we deal with a simple
case study. Then, we show the implementation prototype.
A discussion on future work ends the paper.
2. FSM-based board modeling
A board modeling for maintenance ATPG has been pro-
posed in [1]. It relies on FSM-based functional models for
the components of mixed-signal boards.
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Figure 1. A board is an assembly of blocks.
2.1. Board level modeling
The board is first modeled at the board level, as a set of
interconnected functional blocks, as depicted in picture 1.
In addition to building blocks of the board, some external
blocks are needed to model connections between the board
primary inputs/outputs (PI/PO) and an automatic test equip-
ment (ATE): external sources which supply input signals, or
output measurement points.
Blocks are analog, digital or mixed-signal, and may have
several inputs and outputs. Oriented links denote data ex-
changes between components. Signals exchanged on a link
are characterized by their amplitude, form, frequency and
type.
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Figure 2. The test pattern generation pro-
cess.
The board checking consists in testing each block indi-
vidually using its associated FSM-based test model. This
test model is created by merging a block functional model
and a testing strategy, as depicted in picture 2. Test vectors
for a component are generated by covering each transition
of the component’s test model. Since the block under test
is often embedded within the board, without any test access
mechanism (e.g. block b3 of picture 1), the functional mod-
els of adjacent components are used for justification and
propagation of the block I/O up to PI/PO. Final vectors are
computed using constraint logic programming (CLP).
2.2. Blok level modeling
The proposed approach for the functional modeling of
the components is based on communicating FSM, since
these objects are flexible enough to handle various kinds
of board specifications.
The functional model of each component is a set of com-
municating FSM. The FSM model may be specified with an
appropriate graphical user interface (GUI), derivated from
some VHDL/AMS subset specification, or instantiated from
a parametrized functions library. The latter is mainly used
for common analog or mixed-signal blocks. Test vectors
lists are also usable. Sometimes, these are the simplest way
for specifying blackbox-like blocks functionalities.
All of these specification techniques may be mixed, ac-
cording to the nature of the system components, and to the
kind and form of available descriptions for the different
blocks.
The test model To generate appropriate test vectors for a
given component, testing strategies are applied to the func-
tional model [4]. This is realized mainly by extending the
functional model FSM at I/O points, with new FSM pieces
implementing the testing strategy. The test model for a com-
ponent results from this merging. Since test patterns genera-
tion corresponds to FSM transitions covering, strategies are
described as combinations of transitions. As a simplistic ex-
ample, checking one digital output pin activity corresponds
to some test vectors with 1 and some others with 0 for this
pin. These vectors are generated from a FSM containing
transitions for both the 0-value and the 1-value.
2.3. Time aspets
From experimented test engineers point of view, it ap-
pears that, for at least go-nogo testing, simple time man-
agement is often sufficient. In the context of maintenance
testing, the modeling of accurate delay values is not neces-
sary. These values are often either useless, or unavailable.
The former arises when approximative clock frequency is
set by engineer for test run, the latter when the board comes
without timing information. However, at least sequences of
values are necessary for meeting test requirements. Thus,
ordering test data is mandatory. Since the model presented
in [1] is based on communicating FSM, it is of interest to
model time with such objects.
Our first approach to deal with time sequences is based
on a simple clock model. Its FSM is similar to a board input
model as time may be considered as an external data for the
board. Multiple clocks may coexist in the same functional
model. The different actions driven by a clock are speci-
fied by waiting for the top value on some transition of the
receiving FSM. In our modeling, a behavior of the board is
represented by a path from PI to PO in a set of communicat-
ing FSM. Thus, sensitizing a path leads to cross the clocks
edges a number of times and thus to compute dates in terms
of number of tops for the associated test data.
With this kind of modeling for clocks, time modeling is
decoupled from the component modeling. Clock models
may be generated automatically and changed easily accord-
ing to testing needs without modifying the remaining parts
of the model.
However, this time management may not be sufficient
in some cases. Suppose a modeling with two clocks Clk
1
andClk
2
sending top
1
and top
2
respectively. These tops do
not have an associated date (time stamp). The test pattern
generation process explained in section 2.4 ”asks” for some
top events in order to obtain a test data for a component.
This test data is a sequence dated in a relative way. Thus,
the real dating of the test data comes from the ordering of
the top events. If there is no constraint on the periodicity
of the two clocks, a consistent timing may be associated to
the test data. Otherwise, a generated test data may have a
wrong timing because the sequence of top events may be
conflicting with the period of each type of event.
A first approach to solve this problem is to increase the
algorithmic complexity of the generation process in order to
eliminate wrong sequences. An alternative approach con-
sists in using time stamped events with a same time refer-
ence. Thus, the test data is dated in an absolute way. We
choose the second approach in order to control the algorith-
mic complexity. Thus, we propose to manage time stamped
events. This is achieved by using timed automata [5]. In-
deed, timed automata allow to specify time-dependant be-
haviors with clocks (like periods) using the same time ref-
erence. This approach is illustrated on the case study (see
section 3).
2.4. Model-based ATPG
As explained in section 2.1, ATPG is achieved by cover-
ing the test models. Covering a transition leads to meet the
associated data constraints. The constraints are propagated
up to the board’s PI/PO, also modeled as FSM. The problem
of test data generation is faced using CLP and classical al-
gorithms for finite state machines (transition coverage, state
coverage, path coverage). Thanks to CLP, test data are rep-
resented in a symbolic way, using ranges of values, dealing
efficiently with analog and digital data representations in an
uniform way.
Ranges of vectors are computed for reaching the test re-
quirements. Actual values are defined at the end, making
possible to take into account some ATE specificities.
3. Case study: The tachy board
The modeling technique, extended for dealing with time
sequences aspects (see section 2.3) has been applied to a
simple industrial case study. We first give a functional de-
scription of the Tachy board. Then, we present the board
modeling, the testing strategies applied and finally give the
expected board testing results.
3.1. Board Desription
The Tachy board is a mixed-signal board. It has fourteen
analog channels receiving DC signals coming from tachy-
metric generators. The main function of the board is to
check in a cyclic way the values of input signals by com-
paring them to two voltage thresholds and write into RAM
memory the time stamped number of each faulty channel. A
channel is faulty if its analog signal is not between the two
thresholds. The RAM memory is reseted every six minutes.
For sake of simplicity, we are presenting in the paper
a three channels restricted version. This restriction has no
incidence on the complexity of modeling and testing.
3.2. Board Modeling
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Figure 3. The Tachy board level modeling.
Figure 3 shows the Tachy board level modeling (see
section 2.1). The board is delimited by the dashed rectangle
and is made of three mixed-signal blocks C
1
  C
3
, one
digital block D and three digital blocks Mem
1
  Mem
3
.
C
i
is a two-level comparator, D is the controller which
checks cyclicly the comparators outputs and Mem
i
is
a memory (register). Blocks S
1
  S
3
represent analog
sources and block MP
1
  MP
3
represent digital mea-
surement points. Block Clk represents a clock signal and
block Reset represents a reset command.
Each component has to be described at the block level
(see section 2.2). We now present the functional models
of the different blocks of the Tachy board. Blocks interac-
tions are embedded in blocks descriptions. We begin with
the modeling of the board inputs/outputs, next the modeling
of the mixed-signal part (comparators blocks), and finally
the modeling of the digital part (controller and memory).
Specification of accurate testing strategies and resulting test
models are discussed last.
Since we make intensive use of communicating FSM, we
explain this aspect first.
Communicating FSM The block set of the board corre-
sponds to a set of communicating FSM. Since communica-
tions are involved, FSM transitions are decorated with la-
bels of the form S ! G[A℄ where S is an optional synchro-
nization condition between FSM, G an optional boolean
guard and A an optional action. The associated seman-
tics is: ”when the synchronization condition is verified, the
boolean guard is then evaluated. If the guard is true, the
transition is being crossed and the action is done”.
The synchronization condition S may be a list of the ex-
pression F ? (d
1
; d
2
; : : :) which means a blocking receiving
of d
i
data list from FSM F .
The communication between two FSM is realized with
a queue. Sendings are allowed in actions as there are not
blocking. F ! (d
1
; d
2
; : : :) means a not blocking sending of
d
i
data list towards FSM F .
Board inputs/outputs The modeling of data I/O (board
inputs/outputs) is particular. Data are not functional blocks
of the board. However, to generate test data, we need to
model them. This also allows to model characteristics of
sources, generators and measurement tools of a specific
ATE in order to produce a test program. Thus, each board
input/output has a functional model (but no test model as it
does not correspond to a board component).
Figure 4 presents the functional model of the analog S
i
source. FSM S
i
(by convention, FSM name is the same as
block name) sends the x data (which characterises the sig-
nal) to FSM C
i
. The Tachy board inputs (S
1
  S
3
) are mod-
eled by three instances of this source.
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Figure 4. The functional model for a source
S
i
.
Figure 5 (a) shows the functional model of the clock sig-
nal. FSM Clk sends a time stamped top event to FSM D.
This behaviour is achieved using the y reference clock.
Figure 5 (b) shows the functional model of the reset sig-
nal. FSM Rst sends periodically (with a T
1
= 6mn period)
a time stamped reset event to each FSM Mem
i
, using the
same y reference clock and a constraint where % represents
the modulo operator.
Concerning outputs modeling, figure 6 shows the func-
tional model of a measurement point MP
i
. FSM MP
i
just
waits for data coming from FSM Mem
i
or FSM D.
Mixed-signal part The mixed-signal part of the board is
modeled by three instances (C
1
  C
3
) of one communicat-
ing FSM.
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Figure 5. The functional model for the clock
signal and the reset signal.
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Figure 6. The functional model for the a sim-
ple measurement point MP
i
.
Figure 7 presents the functional model of the C
i
com-
parator. FSM C
i
waits for the x data coming from FSM
S
i
. Two different behaviors may occur when the x data is
received: C
i
sends the digital value 1 to FSM D if the re-
ceived value does not fall within the expected voltage range,
the digital value 0 is sent to FSM D otherwise.
Due to the physical characteristics of a comparator, a tol-
erance Æ is introduced to ensure that the comparator will
have a good response. This tolerance is expressed in thresh-
old percent.
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Figure 7. The functional model for a compara-
tor C
i
.
Digital part The digital part of the board is modeled by
four communicating FSM: one modeling the digital con-
troller of the board and one for each three memories. We ex-
plain first the modeling of the controller and next the mod-
eling of memory.
Figure 8 shows the functional model of the D controller.
When a time stamped top event is received from FSM Clk,
output data sent by a comparator C
i
is read and checked.
If the input signal of the comparator is faulty, then a time
stamped error flag (which is equal to one) is sent to FSM
Mem
i
and D waits for the next top. Otherwise, for testing
needs, the time stamp of the top is sent to FSM MP
i
and
D waits for the next top. As we may see, FSM D checks
in a cyclic way the output of each comparator, starting with
the comparator C
1
(start state). FSM D ensures that a com-
parator output is always read between two tops.
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Figure 8. The functional model for the con-
troller D with a =Mem
i
!(1; z) and b =MP
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!z.
The functional model of a memory Mem
i
is depicted
in figure 9. FSM Mem
i
waits either for a time stamped
data from FSM D or for a time stamped reset event coming
from FSM Rst. The former sends the received data (the
time stamped output value of the C
i
comparator) to FSM
MP
i
. The latter sends a time stamped zero-value (because
of the reset event) to FSM MP
i
.
MP
2
MP
3
Mem
D ? (x; z)! [MP
i
! (x; z)℄
Rst ? reset(z)! [MP
i
! (0; z)℄
Figure 9. The functional model for a memory
Mem
i
.
3.3. Testing strategies and test models
The default test model for the controller D is the same
as its functional model because it is a digital component.
This is also true for all the memories Mem
i
. Indeed, a dig-
ital component is easily modeled with a FSM and in our
method, the transition covering of this FSM is often suffi-
cient for testing the component. When the digital default
test model is not sufficient, we apply testing strategies to
the outputs (measurement points).
The comparator component is implemented in our li-
brary of analog components. Thus, is has an associated de-
fault test model depicted in figure 10. It shows that four test
data are required for the unitary test.
As previously mentioned, block testing strategies may
be specified by the user to improve testing process. It rep-
resents the testing engineer skills. A component test model
is obtained by merging the block functional model and its
eventual associated testing strategy.
An example of testing strategy applied to measurement
points is shown in figure 11: we have to check the dating of
at least one error flag for each channel as well as the dating
of at least one reset event and the dating of at least one good
data on at least one channel.
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Figure 10. The test model for a comparator
C
i
.
3.4. Board Testing
The test data set of the board generated with our method
is: TDS = fTD
1
; TD
2
; TD
3
; TD
4
; TD
5
g with:
TD
1
= (In = ((
11
  Æ; ?; ?; top(z
1
); );
(?; 
12
  Æ; ?; top(z
2
); );
(?; ?; 
13
  Æ; top(z
3
); ));
Out = (([1; z
1
℄; ?; ?); ([1; z
1
℄; [1; z
2
℄; ?);
([1; z
1
℄; [1; z
2
℄; [1; z
3
℄)))
with 8k: 6k =2 [z
1
; z
3
℄ and z
1
< z
2
< z
3
PSfrag replacements
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MP
Mem
i
? (x; z)! x == 1 [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? (x; z)! x == 0 [hek z℄
D ? z [hek z℄
Figure 11. The test model for a measurement
point Mem
i
(functional model with an added
testing strategy).
TD
2
is like TD
1
replacing 
1i
  Æ by 
2i
+ Æ.
TD
3
= (In = (?; ?; ?; ; reset(z));
Out = ([0; z℄; [0; z℄; [0; z℄))
with 9k: z = 6k
TD
4
= (In = ((
11
+ Æ; ?; ?; top(z
1
); );
(?; 
12
+ Æ; ?; top(z
2
); );
(?; ?; 
13
+ Æ; top(z
3
); ));
Out = (([?; z
1
℄; ?; ?); ([?; z
1
℄; [?; z
2
℄; ?);
([?; z
1
℄; [?; z
2
℄; [?; z
3
℄)))
with 8k: 6k =2 [z
1
; z
3
℄ and z
1
< z
2
< z
3
TD
5
is like TD
4
replacing 
1i
+ Æ by 
2i
  Æ.
An input 5-tuple has the form (S
1
; S
2
; S
3
; Clk;Rst) and
an output 3-tuple has the form (MP
1
;MP
2
;MP
3
) where
S
1
, S
2
, S
3
are the three analog sources, Clk the clock sig-
nal, Rst the reset command, and MP
1
, MP
2
, MP
3
the
three digital measurement points (memory state).
? stands for an unspecified value and stands for no
input value. 
1i
and 
2i
are the thresholds of a comparator
C
i
(associated with source S
i
).
TD
1
means that 3 input test vectors are executed sequen-
tially on the board, and that 3 corresponding output vectors
are then observed.
First test vector puts the event top at time z
1
on the clock
input, 
11
  Æ on the S
1
input, no event on the reset input,
and whatever values on S
2
and S
3
. Results observed are
value 1 with time-stamp z
1
on MP
1
output, values on MP
2
and MP
3
outputs don’t matter.
Then, second test vector puts the event top at time z
2
on
the clock input, 
12
 Æ on the S
2
input, no event on the reset
input, and whatever values on S
1
and S
3
. Results observed
are value 1 with time-stamp z
1
still on MP
1
output, value 1
with time-stamp z
2
on MP
2
output, value on MP
3
output
doesn’t matter.
Next, third test vector puts the event top at time z
3
on the clock input, 
13
  Æ on the S
3
input, no event
on the reset input, and whatever values on S
1
and S
2
.
Results observed are value 1 with time-stamp z
1
still on
MP
1
output, value 1 with time-stamp z
2
still on MP
2
output and value 1 with time-stamp z
3
on MP
3
output.
Time-stamps z
1
; z
2
and z
3
must match the constraint:
8k:6k =2 [z
1
; z
3
℄ and z
1
< z
2
< z
3
.
TD
1
and TD
2
test faulty behaviors (thresholds exceed-
ing for all channels). TD
4
and TD
5
test good behaviors
(for all channels). TD
3
test the reset command.
We thus consider that this test data set is sufficient
to test the board. The size of each test data of TDS is
minimal, but we could have generated fewer test data with
a bigger size. Note that the generalisation to the whole
board is immediate: for fourteen channels, the size of
the test data set is the same (5), but each test data except
TD
3
corresponds then to sequences of 14 (instead of 3)
input/output vectors of size 16 (instead of 5), and TD
3
is
the same with input/output vectors of size 16 (instead of 5).
However, TD
4
and TD
5
may seem meaningless as they
succeed whatever their output values. This is because there
is no writing in memory for good input values, and thus
memory keeps its initial state, which is not defined in TD
4
and TD
5
. One improvement may be to sequence TD
3
be-
fore TD
4
and TD
5
to fix an initial memory state.
The resulting test data set of the board would then be:
TDS
0
= fTD
1
; TD
2
; TD
34
; TD
35
g with TD
1
and TD
2
as previously defined and
TD
34
= (In = (?; ?; ?; ; reset(z));
(
11
+ Æ; ?; ?; top(z
1
); );
(?; 
12
+ Æ; ?; top(z
2
); );
(?; ?; 
13
+ Æ; top(z
3
); ));
Out = (([0; z℄; [0; z℄; [0; z℄);
([0; z
1
℄; [0; z℄; [0; z℄);
([0; z
1
℄; [0; z
2
℄; [0; z℄);
([0; z
1
℄; [0; z
2
℄; [0; z
3
℄)))
with 9k
1
: z = 6k
1
with 8k: 6k =2 [z
1
; z
3
℄ and z < z
1
< z
2
< z
3
TD
35
is like TD
34
replacing 
1i
+ Æ by 
2i
  Æ.
4. Prototype
We have partially implemented the FSM-based board
modeling, the model-based ATPG and time management in
a prototype tool. This prototype provides a GUI allowing
high level description of mixed-signal boards. In addition,
the GUI includes some facilities for the choice of a testing
strategy, for the description of the board-ATE connection
and for the description of the data (signals) flow. The GUI
part of the prototype is written in C++ with the ILOG Views
graphic library [6] and the ATPG part is implemented using
CLP with the solver ECLiPSe [7]. The prototype, which
is still under development, has already been used in simple
industrial case studies [1, 4].
5. Conclusion and future work
We have presented a method for the testing of mixed-
signal boards in a maintenance context. An approach us-
ing timed automata has been proposed to deal with simple
time aspects. In particular, it allows the modeling and test-
ing in presence of multiple clocks (dependant or not) with
different periods. The method has been validated on two
simple industrial case studies. Nevertheless, we are also
prospecting for improved testing strategies. Another objec-
tive is to extend the models to take into account more com-
plex boards. Further work is required on industrial cases to
validate the approach and exhibit its limits.
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